

Design and Analysis of Different Type of Multipliers: A Review

Druva Kumar L¹, Parveez Shariff², Praveen J³, Raghavendra Rao⁴

M.Tech Student, Dept. of ECE, Alva’s Institute of Engg & Technology, Mijar, Moodbidri, Karnataka, India¹

Sr. Assistant Professor, Dept. of ECE, Alva’s Institute of Engg & Tech, Mijar, Moodbidri, Karnataka, India²

Abstract: Computerized Signal Processors (DSPs) and application particular coordinated circuits depend on the proficient usage of math circuits to execute committed calculations, for example, convolution, connection and separating. The general execution of these frameworks relies on upon the throughput of the multiplier. This paper exhibits a near examination of three distinctive multiplier structures. The three multipliers design are exhibit multiplier, a section sidestep multiplier, and a cluster multiplier utilizing Reversal Logic plans. The multipliers are executed on Spartan 6 FPGA. The structures are thought about as far as basic way defer, power dissemination and range. The distinctive multipliers are looked at as far as dynamic force utilization because of the scaling impacts on spillage current. Each of the three multipliers has its own exchange offs in the middle of force and postpone.

Keywords: Low Power, Multiplier, Switching Delay, bypassing techniques, reversible logic.

I. INTRODUCTION

Advanced multipliers are among the most basic number juggling utilitarian units in numerous applications, for example, the Fourier change, discrete cosine changes, and computerized sifting. The throughput of these applications relies on upon multipliers, and if the multipliers are too moderate, the execution of whole circuits will be lessened.

A. Column-Bypassing Multiplier

If the corresponding bit in the multiplicand is 0. Fig. 1 shows a 4x4 column-bypassing multiplier. Supposing the inputs are 10102 * 11112, it can be seen that for the FAs in the first and third diagonals, two of the three input bits are 0: the carry A column-bypassing multiplier is an improvement on the normal array multiplier. The multiplier array consists of (n-1) rows of carry save adder (CSA), in which each row contains (n - 1) full adder (FA) cells. Each FA in the CSA array has two outputs: 1) the sum bit goes down and 2) the carry bit goes to the lower left FA.

The last row is a ripple adder for carry propagation. The FAs in the AM are always active regardless of input states. In a low-power column-bypassing multiplier design is proposed in which the FA operations are disabled bit from its upper right FA and the partial product $a_i b_i$. Therefore, the output of the adders in both diagonals is 0, and the output sum bit is simply equal to the third bit, which is the sum output of its upper FA.

Hence, the FA is modified to add two tristate gates and one multiplexer. The multiplicand bit a_i can be used as the selector of the multiplexer to decide the output of the FA, and a_i can also be used as the selector of the tristate gate to turn off the input path of the FA. If a_i is 0, the inputs of FA are disabled, and the sum bit of the current FA is equal to the sum bit from its upper FA, thus reducing the power consumption of the multiplier. If a_i is 1, the normal sum result is selected.




Fig. 1 4x4 Column bypass Multiplier

B. Row-Bypassing Multiplier

A low-power row-bypassing multiplier [13] is also proposed to reduce the activity power of the AM. The operation of the low-power row-bypassing multiplier is similar to that of the low-power column-bypassing multiplier, but the selector of the multiplexers and the tristate gates use the multiplier.

Fig. 2 is a 4 x 4 row-bypassing multiplier. Each input is connected to an FA through a tristate gate. When the inputs are 11112 * 10012, the two inputs in the first and second rows are 0 for FAs. Because b_1 is 0, the multiplexers in the first row select $a_i b_0$ as the sum bit and select 0 as the carry bit. The inputs are bypassed to FAs in the second rows, and the tristate gates turn off the input paths to the FAs.

Therefore, no switching activities occur in the first-row FAs; in return, power consumption is reduced. Similarly, because b_2 is 0, no switching activities will occur in the second-row FAs. However, the FAs must be active in the third row because the b_3 is not zero.




Fig. 2 4x4 row bypass Multiplier

C. Reversible Scheme Multiplier:

Reversible logic has emerged as one of the most important approaches for the power optimization with its application in low power VLSI design. They are also the fundamental requirement for the emerging field of the Quantum computing.




Fig. 3 Reversible Multiplier

D. Vedic Multiplier

The 4-bit Vedic multiplier is designed using Urdhva Tiryagbhyam sutra and carry-skip technique for partial product addition. In a normal Vedic multiplier, the carry from each partial product addition is given to the next partial product bit calculation.




Fig. 4 4x4 Vedic Multiplier

II. LITERATURE SURVEY

For CMOS circuits, the force scattering can be isolated into static force dissemination and element power dispersal. By and large, static utilization is from the spillage current and dynamic utilization is from the exchanging transient current. For static force dispersal, the

utilization is corresponding to the quantity of the utilized transistors. For element power scattering, the utilization is acquired from the charging and releasing of burden capacitance. The normal element dispersal of a CMOS entryway is:

$$P_{avg} = \frac{1}{2} C f V_{dd} N$$

Where C is the heap capacitance, f is the clock recurrence, VDD is the force supply voltage and N is the quantity of exchanging action in a clock cycle .Hence, it is critical for cutting edge DSP frameworks to grow low-control multipliers to diminish the force scattering In this paper we show a system to minimize power dispersal in advanced multipliers, focusing on the exchanging action. There have been proposed a considerable measure of methods to decrease the exchanging action of a rationale circuit.

[1] **Low Power Parallel Multiplier with Column Ming so as to bypass** Chen Wen et al. In this paper point of interest of this configuration is that it keeps up the first exhibit structure without presenting additional limit cells, as did in past outlines. Trial results demonstrate that it spares 10% of force for arbitrary information. Higher force diminishment can be accomplished if the operands contain more 0's than 1's.

[2] **Implementation of 4 bit exhibit multiplier utilizing Verilog HDL and its testing on the Spartan 2 FPGA,** by Leach et al. Here calculation utilized here is a straightforward one that uses rehashed expansion. Allude to HDL depiction for Adder and Full Adder given in the content Digital Principles and Applications.

[3] **Empirical Review of Low Power Column by Pass Multiplier** by Er. Neha Gupta et al. In this paper Multipliers are thought to be an essential part in DSP applications like channels. Along these lines, the low power multiplier is a need for the outline and usage. To downsize the office utilization of multiplier component stall coding approach is being utilized to revamp the information bits. The operation of the corner decoder is to revise the given stall proportional. Corner decoder can build the scope of zeros in assortment. Thus the exchanging action will be decreased that further diminishes the force utilization of the configuration.

[4] **8-by-8 Bit Shift/Add Multiplier** by Giovanni D.Aliesio et al. The goal here is to experience a configuration cycle from beginning origination to reenactment. For this situation, it has been made a few strides further and amalgamation and in addition place and course was likewise accomplished. The objective is to outline and reproduce a 8-by-8 bit shift/include multiplier. The outcome is a totally blended 8-by-8 bit and 32-by-32 bit shift/include multiplier with different outline alternatives for pace and territory.

[5] **Design and Analysis of Generic Architecture of Multipliers** by Ms. Ritu Jain and Mr. Dinesh Chand Gupta. In this paper the non specific design of the four distinct multipliers. This design will give territory, delay

and other execution parameters of the multipliers for any number of info bits. The four multipliers incorporate cluster multiplier, Column Bypass multiplier, Modified Booth multiplier, and Wallace tree Multiplier.

[6] **VLSI Implementation of High Speed and Low Power Multiplier in FPGA** by Prashant Kumar Sahu, Nitin Meena et al. In this paper, displays fast and low power Row Column sidestep multiplier configuration technique that embeds more number of zeros in the multiplicand in this way sidestep the quantity of zero in line and Column and also lessen power utilization. In the event that multiplicand having more zeros, higher force diminishment can be accomplished.

[7] **Design and Implementation of 32bit Complex Multiplier utilizing Vedic Algorithm** by Ankush Nikam, Swati Salunke, et al. In this paper vedic technique utilized for complex duplication is Urdhva Triyagbhyamll (vertically and Cross insightful). Urdhva tiryakbhyam Sutra is the most effective Sutra (Algorithm) that gives least postpone for duplication of little or substantial sorts of numbers.

[8] **A Review on Different Types of Multiplier Architecture** by Saransh Shrivastava, Rajani Gupta. Here the three multipliers design are exhibit multiplier, a segment sidestep multiplier, and a cluster multiplier utilizing Reversal Logic plans. The multipliers are actualized on Spartan 6 FPGA. The structures are thought about as far as basic way postpone, power dispersal and region. The diverse multipliers are looked at regarding dynamic force utilization because of the scaling consequences for spillage current.

[9] **Pipelined Vedic-Array Multiplier Architecture** by Vaijyanath Kunchigi et al. In this paper the created multiplier engineering is composed in view of the Vedic and Array techniques for multiplier design. The multiplier engineering is enhanced as far as duplication and expansion to accomplish productivity regarding territory, defer and control.

[10] **Design and Implementation of 8-Bit Vedic Multiplier** by Premananda B.S, Samarth S. Pai et al. In this paper they proposed a 8-bit multiplier utilizing a Vedic Mathematics (Urdhva Tiryagbhyam sutra) for creating the halfway items. The incomplete item expansion in Vedic multiplier is acknowledged utilizing convey skip procedure. A 8-bit multiplier is acknowledged utilizing a 4-bit multiplier and changed swell convey adders.

III. RESULTS

[1] So as to assess the execution of this low-control multiplier, we actualize the configuration with TSMC 0.35 μ m innovation. We contrast the execution of this outline and typical Braun multiplier and column bypassing multiplier. the range overhead is about 20%, while the territory overheads of line bypassing multipliers are more than 40%..proposed configuration devours less power in all cases, and the lessening increments as the size gets to

be bigger. On the off chance that the appropriation of 0's and 1's are not uniform, we should have the capacity to accomplish higher force sparing.

[3] Dynamic force utilization can be decreased by bypassing strategy when the multiplier has more zeros in information. To perform confinement, transmission entryways can be utilized, as perfect switches with little power utilization, spread deferral like the inverter and little zone. In this paper we have finished up diminished postponement utilizing adjusted corner calculation with executed on Spartan 3-A family. Advancement has been accomplished utilizing VERILOG rather than VHDL.

This procedure accomplishes higher deferral lessening with lower equipment overhead and force is further diminished by exchanging off the unused circuit components

[7] The 32x32bit complex multiplier utilizing vedic calculation is actualized utilizing VHDL and verilog and practically checked utilizing Xilinx ISE 14.2 and Modelsim v6.3 test systems. The 8-bit, 16-bit and 32-bit complex multipliers are broke down taking into account different execution components, for example, postpone and control.

[8] Every multiplier has its own specific purposes of hobby and burdens. The multiplier with Simple braun has less defer stood out from the display avoid multiplier, reversible yet the Slices count is much higher and the extra compel from additional basis adjusts the power saved. This furthermore happens to the simplicity low-control bypassing based multiplier is performs better in both power and put off stood out from Simple and reversible. The low power avoid multiplier performs best similarly as power abatement yet most exceedingly awful at inducing delay among the attempted multiplier is high. For this circumstance of low power Bypass section multiplier better.

By studying the literature it was found that the multipliers discussed introductions are effective and 4*4 implementation of their generic structures is carried out and results are tabulated as follow

A. Analysis – Resource Utilization:

In all the multiplier designs, to give us an idea of the area that will be used, the number of transistors used in the circuit is counted since this directly affects the area. The results are shown in Table 1.

Table 1: Area overhead of different multiplier (4x4)

S.N.	Multiplier	No. of Slices Uses
1	Column bypass	15
2	Row bypass	14
3	Reversible scheme	16
4	Vedic	13

B. Analysis - Power Dissipation:

The average dynamic power of each test case were measured and tabulated in Table 2.

Table 2: Power dissipation in different multiplier (4x4) (mW)

S.N	Multiplier	Dynamic	Quiescent	Total
1	Column bypass	7.86	13.74	21.6
2	Row bypass	8.42	13.74	22.16
3	Reversible scheme	8.26	13.77	22.03
4	Vedic	8.89	13.85	22.74

C. Analysis - Propagation Delay:

For the propagation delay, the critical path delay is measured which occurs in the middle of the array. The test cases used travel along this path. The propagation delay measured for each of the multiplier architecture is shown in Table 3.

S.N.	Multiplier	Power Delay (nS)
1	Column bypass	2.202
2	Row bypass	2.106
3	Reversible scheme	3.359
4	Vedic	2.406

IV. CONCLUSION

This paper gives a brief investigation on various sorts of multipliers and their execution examination. Every multiplier has its own particular focal points and burdens. The multiplier with Simple column sidestep has less defer contrasted with the exhibit sidestep multiplier, reversible however the Slices check is much higher and the additional force from extra rationale balances the force spared. As the quantity of bits builds Vedic multiplier take lesser deferral when contrasted with different multipliers. This additionally happens to the ease low-control bypassing based multiplier is performs better in both power and defer contrasted with Simple and reversible. The low power sidestep multiplier performs best as far as force decrease however most noticeably bad at proliferation delay among the tried multiplier is high. So above examination in various multipliers in correlation if there should be an occurrence of low power Bypass section multiplier better for lesser bits and for higher bits Vedic multipliers is the best with minimum combinational way deferred.

ACKNOWLEDGEMENT

We would like to express our sincere gratitude to the department of Electronics and Communication Engineering of Alva's institute of engineering and technology for their continuous support during our study and research, for their patience, motivation and for sharing their vast knowledge. We will always remember their positive attitude and understanding which help us to shape our professional career. Their insightful directions helped us throughout our research work. With their support and help we are able to prepare this paper. We shall be very thankful for their warm support and guidance.

REFERENCES

- [1] Low Power Parallel Multiplier with Column Bypassing by Ming-Chen Wen, Sying-Jyan Wang, and Yen-Nan Lin.
- [2] Implementation of 4 bit array multiplier using Verilog HDL and its testing on the Spartan 2 FPGA, by Leach, Malvino and Saha.
- [3] Empirical Review of Low Power Column by Pass Multiplier by Er. Neha Gupta and Dr. B.K Sharma.
- [4] 8-by-8 Bit Shift/Add Multiplier by Giovanni D.Aliesio.
- [5] Design and Analysis of Generic Architecture of Multipliers by Ms. Ritu Jain and Mr. Dinesh Chand Gupta. International Journal of Engineering Research & Technology (IJERT) Vol. 3 Issue 8, August – 2014 IJERT/IJERT ISSN: 2278-0181
- [6] VLSI Implementation of High Speed & Low Power Multiplier in FPGA by Prashant Kumar Sahu , Nitin Meena , Shweta Singh. IOSR Journal of Computer Engineering (IOSR-JCE) e-ISSN: 2278-0661, p- ISSN: 2278-8727 Volume 15, Issue 3 (Nov. - Dec. 2013), PP 64-70
- [7] Design and Implementation of 32bit Complex Multiplier using Vedic Algorithm by Ankush Nikam, Swati Salunke, Sweta Bhurse. International Journal of Engineering Research & Technology (IJERT) ISSN: 2278-0181 IJERTV4IS030821 www.ijert.org Vol. 4 Issue 03, March-2015
- [8] A Review on Different Types of Multiplier Architecture by Saransh Shrivastava, Rajani Gupta. INTERNATIONAL JOURNAL FOR ADVANCE RESEARCH IN ENGINEERING AND TECHNOLOGY. Volume 3, Issue V, May 2015 ISSN 2320-6802
- [9] Pipelined Vedic-Array Multiplier Architecture by Vaijyanath Kunchigi, Lingangouda Kulkarni and Subhash Kulkarni. I.J. Image, Graphics and Signal Processing, 2014, 8, 58-64 Published Online May 2014 in MECS (http://www.mecs-press.org/) DOI: 10.5815/ijgisp.2014.06.08.
- [10] Design and Implementation of 8-Bit Vedic Multiplier by Premananda B.S, Samarth S. Pai, Shashank B and Shashank S. Bhat. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (An ISO 3297: 2007 Certified Organization) Vol. 2, Issue 12, December 2013
- [11] F. Najm, "Transition density, a stochastic measure of activity in digital circuits," in Proc. 28th Design Automation Conf., pp. 644-649, June 1991.
- [12] I. S. Abu-Khater, A. Bellaouar, and M. Elmasry, "Circuit techniques for CMOS low-power high-performance multipliers," IEEE J. Solid-State Circuits, vol. 31, pp. 1535– 1546, Oct. 1996
- [13] C. R. Baugh and B. A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Trans. Comput., vol. C-22, pp. 1045–1047, Dec. 1973.
- [14] A. Wu, "High performance adder cell for low power pipelined multiplier," in Proc. IEEE Int. Symp. on Circuits and Systems, vol. 4, pp. 57-60, May 1996.
- [15] C. P. Lerouge, P. Girard, and J. Colardelle, "A fast 16-bit NMOS parallel multiplier," IEEE J. Solid-State Circuits, vol. SC-19, pp. 338–342, Mar. 1984.
- [16] S. Mahant-Shetti, P. Balsara, and C. Lemonds, "High Performance Low Power Array Multiplier Using Temporal Tiling," IEEE Trans. VLSI Systems. pp. 121-124, Mar. 1999.
- [17] A. A. Fayed and M. A. Bayoumi. "A novel architecture for low-power design of parallel multipliers," in Proc. IEEE Workshop on VLSI, pp. 149–154, 2001.