๐Ÿ“ž +91-7667918914 | โœ‰๏ธ ijireeice@gmail.com
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2321-2004ISSN Print 2321-5526Since 2013
IJIREEICE meets the suggestive parameters outlined in the latest University Grants Commission (UGC) for peer-reviewed journals, ensuring high standards of research integrity, publication ethics, and academic excellence.
← Back to VOLUME 4, ISSUE 5, MAY 2016

Design of Linear Feedback Shift Register using Reversible Logic

Manjunath T P, Deepa N, Praveen J, Raghavendra Rao

๐Ÿ‘ 1 view๐Ÿ“ฅ 0 downloads
Share: ๐• f in โœˆ โœ‰
Abstract: Reversible logic is playing an important role in research areas and has found its applications in low power CMOS VLSI, Nanotechnology and Quantum computation. Recently, several researchers have focused their efforts on the design and synthesis of efficient reversible logic circuits. LFSRโ€™s are attractive structures in the area of digital system testing and fault tolerant computing. In this work, we present designs of reversible LFSR using D flip flops with asynchronous set/reset. The comparison of proposed design is done in terms of the quantum cost, delay and garbage out puts. The important reversible gates used for Reversible logic design are Feynman gate, Fredkin gate, Toffoli gate, SAM gate etc.

Keywords: Low-power VLSI, Low-power CMOS design, reversible logic, LFSR.

How to Cite:

[1] Manjunath T P, Deepa N, Praveen J, Raghavendra Rao, โ€œDesign of Linear Feedback Shift Register using Reversible Logic,โ€ International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), DOI: 10.17148/IJIREEICE.2016.4536

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.