πŸ“ž +91-7667918914 | βœ‰οΈ ijireeice@gmail.com
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2321-2004ISSN Print 2321-5526Since 2013
IJIREEICE meets the suggestive parameters outlined in the latest University Grants Commission (UGC) for peer-reviewed journals, ensuring high standards of research integrity, publication ethics, and academic excellence.
← Back to VOLUME 2, ISSUE 8, AUGUST 2014

Design of Low-Power Double Tail Dynamic Comparator

CHANDRAHASH PATE, DR. VEENA C.S, PROF. SHIVENDRA SINGH

πŸ‘ 1 viewπŸ“₯ 0 downloads
Share: 𝕏 f in ✈ βœ‰
Abstract: In recent years, there has been an increasing demand for high-speed digital circuits at low power consumption. This need for ultra-low-power, area efficient and high speed analog-to-digital converters is pushing toward the use of dynamic regenerative comparators to maximize speed and power efficiency. So in this paper, an analysis on the power of the dynamic comparators will be presented with respect to proposed comparator. All these analysis is done Microwind software.

Keywords: Analog to digital Converter (ADCs), Double Tail Comparator, Voltage swing.

How to Cite:

[1] CHANDRAHASH PATE, DR. VEENA C.S, PROF. SHIVENDRA SINGH, β€œDesign of Low-Power Double Tail Dynamic Comparator,” International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE)

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.