📞 +91-7667918914 | ✉️ ijireeice@gmail.com
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering
International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2321-2004ISSN Print 2321-5526Since 2013
IJIREEICE meets the suggestive parameters outlined in the latest University Grants Commission (UGC) for peer-reviewed journals, ensuring high standards of research integrity, publication ethics, and academic excellence.
← Back to VOLUME 3, ISSUE 2, FEBRUARY 2015

SDR Transceiver Architecture on FPGA: A Review

Shreevani. C, Ashoka. A, Praveen. J, Raghavendra Rao. A

👁 1 view📥 0 downloads
Share: 𝕏 f in
Abstract: Since from 1980’s, the US military has been working on SDR to increase the ease and flexibility of communication within and between the services. Different forces present at that time used dozens of different radios. Most of the radios could only communicate with the other radios of same kind. Software Defined Radio (SDR) offered the promise of not only interoperating with all existing radios, but also allowing those radios to communicate with each other. Just as important, SDR has enabled future communication systems to be implemented on already deployed hardware. Software Defined Radio (SDR) is a radio communication system where components that have been typically implemented on hardware are instead implemented by means of software on a personal computer or embedded system. While the Software defined radio is not new concept, the rapidly evolving capabilities of digital electronics render practical many processes which used to be only theoretically possible. A software defined radio (SDR) allows for digital communication system to easily adopt more sophisticated coding and modulation techniques, which is extremely important in meeting the ever increasing demands of the wireless communication [7].

Keywords: QPSK, Power efficiency, Spectral efficiency, Synchronisation.

How to Cite:

[1] Shreevani. C, Ashoka. A, Praveen. J, Raghavendra Rao. A, “SDR Transceiver Architecture on FPGA: A Review,” International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE), DOI: 10.17148/IJIREEICE.2015.3227

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.